On common processors, integer multiplication is many times faster than integer division. Dividing a numerator by a divisor is mathematically equivalent to multiplication by the inverse of the divisor ( ∕ = * 1∕ ). If the divisor is known in advance-or if repeated integer divisions will be performed with the same divisor-it can be beneficial to substitute a less costly multiplication for an expensive division.
INTRODUCTION
Integer division often refers to two closely related concepts, the actual division and the modulus. Given an integer numerator and a non-zero integer divisor , the integer division, written div, gives the integer quotient ( div = ). The modulus, written mod , gives the integer remainder ( mod = ). Given an integer numerator and an integer divisor , the quotient ( ) and the remainder ( ) are always integers even when the fraction ∕ is not an integer. It always holds that the quotient multiplied by the divisor plus the remainder gives back the numerator: = * + .
Depending on the context, 'integer division' might refer solely to the computation of the quotient, but might also refer to the computation of both the integer quotient and the remainder. The integer division instructions on x64 processors compute both the quotient and the remainder.
a In most programming languages, they are distinct operations: the C programming language uses / for division (div) and % for modulo (mod).
Let us work through a simple example to illustrate how we can replace an integer division by a multiplication. Assume we have a pile of 23 items, and we want to know how many piles of 4 items we can divide it into and how many will be left over ( = 23, = 4; find and ). Working in base 10, we can calculate the quotient 23 div 4 = 5 and the remainder 23 mod 4 = 3, which means that there will be 5 complete piles of 4 items with 3 items left over (23 = 5 * 4 + 3).
If for some reason, we do not have a runtime integer division operator (or if it is too expensive for our purpose), we can instead precompute the multiplicative inverse of 4 once ( = 1∕ = 1∕4 = 0.25) and then calculate the same result using a multiplication (23 * 0.25 = 5.75). The quotient is the integer portion of the product to the left of the decimal point ( = ⌊5.75⌋ = 5), and the remainder can be obtained by multiplying the fractional portion = 0.75 of the product by the divisor : = * = 0.75 * 4 = 3.
The binary registers in our computers do not have a built-in concept of a fractional portion, but we can adopt a fixed-point convention. Assume we have chosen a convention where 1∕ has 5 bits of whole integer value and 3 bits of 'fraction'. The numerator 23 and divisor 4 would still be represented as standard 8-bit binary values (00010111 and 00000100, respectively), but 1∕ would be 00000.010. From the processor's viewpoint, the rules for arithmetic are still the same as if we did not have a binary point-it is only our interpretation of the units that has changed. Thus we can use the standard (fast) instructions for multiplication (00010111 * 00000010 = 00101110) and then mentally put the 'binary point' in the correct position, which in this case is 3 from the right: 00101.110. The quotient is the integer portion (leftmost 5 bits) of this result: 00101 in binary ( = 5 in decimal). In effect, we can compute the quotient with a multiplication (to get 00101.110) followed by a right shift (by three bits, to get 000101). To find the remainder, we can multiply the fractional portion (rightmost 3 bits) of the result by the divisor: 00000.110 * 00000100 = 00011.000 ( = 3 in decimal). To quickly check whether a number is divisible by 4 ( mod 4 = 0?) without computing the remainder it suffices to check whether the fractional portion of the product is zero.
But what if instead of dividing by 4, we wanted to divide by 6? While the reciprocal of 4 can be represented exactly with two digits of fixed-point fraction in both binary and decimal, 1∕6 cannot be exactly represented in either. As a decimal fraction, 1∕6 is equal to the repeating fraction 0.1666. . . (with a repeating 6), and in binary it is 0.0010101. . . (with a repeating 01). Can the same technique work if we have a sufficiently close approximation to the reciprocal for any divisor, using enough fractional bits? Yes! For example, consider a convention where the approximate reciprocal has 8 bits, all of which are fractional. We can use the value 0.00101011 as our approximate reciprocal of 6. To divide 23 by 6, we can multiply the numerator (10111 in binary) by the approximate reciprocal: * = 00010111 * 0.00101011 = 11.11011101. As before, the decimal point is merely a convention, the computer need only multiply fixed-bit integers. From the product, the quotient of the division is 11 in binary ( = 3 in decimal); and indeed 23 div 6 = 3. To get the remainder, we multiply the fractional portion of the product by the divisor ( * = 0.11011101 * 00000110 = 101.00101110), and then right shift by 8 bits, to get 101 in binary ( = 5 in decimal). See Table 1 for other examples.
While the use of the approximate reciprocal prevents us from confirming divisibility by 6 by checking whether the fractional portion is exactly zero, we can still quickly determine whether a number is divisible by 6 ( mod 6 = 0?) by checking whether the fractional portion is less than the approximate reciprocal ( < ?). Indeed, if = * + then the fractional portion of the product of with the approximate reciprocal should be close to ∕ : it makes intuitive sense that comparing ∕ with ≈ 1∕ determines whether the remainder is zero. For example, consider = 42 (101010 in binary). We have that our numerator times the approximate reciprocal of 6 is 101010 * 0.00101011 = 111.00001110. We see that the quotient is 111 in binary ( = 7 in decimal), while the fractional portion is smaller than the approximate reciprocal (0.00001110 < 0.00101011), indicating that 42 is a multiple of 6.
In our example with 6 as the divisor, we used 8 fractional bits. The more fractional bits we use, the larger the numerator we can handle. An insufficiency of fractional bits can lead to incorrect results when grows. For instance, with = 131 (10000011 in binary) and only 8 fractional bits, times the approximate reciprocal of 6 is 10000011 * 0.00101011 = 10110.00000001, or 22 in decimal. Yet in actuality, 131 div 6 = 21; using an 8 bit approximation of the reciprocal was inadequate.
How close does the approximation need to be?-that is, what is the minimum number of fractional bits needed for the approximate reciprocal such that the remainder is exactly correct for all numerators? We derive the answer in § 3.
a We use x64 to refer to the commodity Intel and AMD processors supporting the 64-bit version of the x86 instruction set. It is also known as x86-64, x86_64, AMD64 and Intel 64.
TABLE 1 Division by 6 ( = 110 in binary) using a multiplication by the approximate reciprocal ( = 0.00101011 in binary). The numerator is an -bit value, with = 6. The approximate reciprocal uses = 8 fractional bits. The integer portion of the product ( bits) gives the quotient. Multiplying the fractional portion of the product ( bits) by the divisor ( bits) and keeping only the integer portion ( bits), we get the remainder (two last columns). The integer portion in bold (column 2) is equal to the quotient (column 3) in binary. The integer portion in bold (column 4) is equal to the remainder (column 5) in binary.
numerator times the approx. reciprocal ( * ) quotient fractional portion * divisor ( * ) remainder bits * bits → + bits bits bits * bits → + bits bits 0 000000 * 0.00101011 = 000000.00000000 0 0.00000000 * 000110 = 000000.00000000 The scenario we describe with an expensive division applies to current processors. Indeed, integer division instructions on recent x64 processors have a latency of 26 cycles for 32-bit registers and at least 35 cycles for 64-bit registers 1 . We find similar latencies in the popular ARM processors 2 . Thus, most optimizing compilers replace integer divisions by constants that are known at compile time with the equivalent of a multiplication by a scaled approximate reciprocal followed by a shift. To compute the remainder by a constant ( mod ), an optimizing compiler might first compute the quotient div as a multiplication by followed by a logical shift by bits ( * ) div 2 , and then use the fact that the remainder can be derived using a multiplication and a subtraction as mod = − ( div ) * .
Current optimizing compilers discard the fractional portion of the multiplication (( * ) mod 2 ). Yet using the fractional bits to compute the remainder or test the divisibility in software has merit. It can be faster (e.g., by more than 25%) to compute the remainder using the fractional bits compared to the code produced for some processors (e.g., x64 processors) by a state-of-the-art optimizing compiler.
RELATED WORK

Jacobsohn
3 derives an integer division method for unsigned integers by constant divisors. After observing that any integer divisor can be written as an odd integer multiplied by a power of two, he focuses on the division by an odd divisor. He finds that we can divide by an odd integer by multiplying by a fractional inverse, followed by some rounding. He presents an implementation solely with full adders, suitable for hardware implementations. He observes that we can get the remainder from the fractional portion with rounding, but he does not specify the necessary rounding or the number of bits needed.
In the special case where we divide by 10, Vowels 4 describes the computation of both the quotient and remainder. In contrast with other related work, Vowels presents the computation of the remainder directly from the fractional portion. Multiplications are replaced by additions and shifts. He does not extend the work beyond the division by 10.
Granlund and Montgomery
5 present the first general-purpose algorithms to divide unsigned and signed integers by constants. Their approach relies on a multiplication followed by a division by a power of two which is implemented as an logical shift (( ⌈ 2 ∕ ⌉ * ) div 2 ). They implemented their approach in the GNU GCC compiler, where it can still be found today (e.g., up to GCC version 7). Given any non-zero 32-bit divisor known at compile time, the optimizing compiler can (and usually will) replace the division by a multiplication followed by a shift. Following Cavagnino 
return (
15: end if
Following Artzy et al. 8 , Granlund and Montgomery 5 describe how to check that an integer is a multiple of a constant divisor more cheaply than by the computation of the remainder. Yet, to our knowledge, no compiler uses this optimization. Instead, all compilers that we tested compute the remainder by a constant using the formula = − * and then compare against zero. That is, they use a constant to compute the quotient, multiply the quotient by the original divisor, subtract from the original numerator, and only finally check whether the remainder is zero.
In support of this approach, Granlund and Montgomery 5 state that the remainder, if desired, can be computed by an additional multiplication and subtraction. Warren 7 covers the computation of the remainder without computing the quotient, but only for divisors that are a power of two 2 , or for small divisors that are nearly a power of two (2 + 1, 2 − 1).
In software, to our knowledge, no authors except Jacobsohn 3 and Vowels 4 described using the fractional portion to compute the remainder or test the divisibility, and neither of these considered the general case. In contrast, the computation of the remainder directly, without first computing the quotient, has received some attention in the hardware and circuit literature 9,10,11 . Moreover, many researchers 12, 13 consider the computation of the remainder of unsigned division by a small divisor to be useful when working with big integers (e.g., in cryptography).
COMPUTING THE REMAINDER DIRECTLY
Instead of discarding the least significant bits resulting from the multiplication in the Granlund-Montgomery-Warren algorithm, we can use them to compute the remainder without ever computing the quotient. We formalize this observation by Theorem 1, which we believe to be a novel mathematical result.
In general, we expect that it takes at least fractional bits for the approximate reciprocal to provide exact computation of the remainder for all non-negative numerators less than 2 . Let us say we use = + fractional bits for some non-negative integer value to be determined. We want to pick so that approximate reciprocal = ⌈ 2 ∕ ⌉ = ⌈ 2 + ∕ ⌉ allows exact computation of the remainder as = ( * ) mod 2 * div 2 where = + . We illustrate our notation using the division of 63 by 6 as in the last row of Taking the -bit fractional portion (( * ) mod 2 ), and multiplying it by the divisor 6 (110 in binary), we get the remainder as the integer portion of the result:
The fractional portion ( * ) mod 2 given by 10010101 is relatively close to the product of the reciprocal by the remainder (00101011 * 11) given by 10000001: as we shall see, this is not an accident. Indeed, we begin by showing that the = + least significant bits of the product (( * ) mod 2 + ) are approximately equal to the scaled approximate reciprocal times the remainder we seek ( * ( mod )), in a way made precise by Lemma 1. Intuitively, this intermediate result is useful because we only need to multiply this product by and divide by 2 to cancel out (since * ≈ 2 ) and get the remainder mod .
Lemma 1. Given ∈ [1, 2 ), and non-negative integers , such that
Proof. We can write uniquely as = * + for some integers and where ≥ 0 and ∈ [0, ). We assume that 2 + ≤ * ≤ 2 + + 2 . We begin by showing that * + 2 < 2 + . Because * ≤ 2 + + 2 , we have that * + 2 ≤ 2
Because < 2 and < , we have that + 2 < 2 which shows that * + 2 < 2 + .
We can rewrite our assumption 2 + ≤ * ≤ 2 + + 2 as 0 ≤ * − 2 + ≤ 2 . Multiplying throughout by the non-negative integer , we get
After adding * throughout, we get * ≤ * − 2 Lemma 1 tells us that ( * ) mod 2 + is close to * ( mod ) when is close to 2 + ∕ . Thus it should make intuitive sense that ( * ) mod 2 + multiplied by ∕2 + should give us mod . The following theorem makes the result precise.
Theorem 1. Given ∈ [1, 2 ), and non-negative integers , such that
Proof. We can write uniquely as = * + where ≥ 0 and ∈ [0, ). By Lemma 1, we have that * mod 2 + ∈ [ * , * + 2 ] for all ∈ [0, 2 ).
We want to show that if we multiply any value in [ * , * + 2 ] by and divide it by 2 + , then we get . That is, if ∈ [ * , * + 2 ], then * ∈ [2 + , 2 + ( + 1)). We can check this inclusion using two inequalities:
It is enough to show that * * ≥ 2 + which follows since * ≥ 2 + by one of our assumptions.
• ( * < 2 + ( + 1)) It is enough to show that * ( * + 2 ) < 2 + ( + 1). Using the assumption that * ≤ 2 + + 2 , we have that * ( * + 2 ) ≤ 2 + + 2 + 2 * = 2 + + 2 . Since < 2 , we finally have * ( * + 2 ) < 2 + ( + 1) as required.
This concludes the proof.
Consider the constraint 2 + ≤ * ≤ 2 + + 2 given by Theorem 1.
• We have that = ⌈ 2 + ∕ ⌉ is the smallest value of satisfying 2 + ≤ * .
• Furthermore, when does not divide 2 + , we have that
On this basis, Algorithm 2 gives the minimal number of fractional bits . It is sufficient to pick ≥ + log 2 ( ).
• * = 2 + + − (2 + mod ) when is not a power of two,
• and * = 2 + when is a power of two.
Proof. The case when is a power of two follows by inspection, so suppose that is not a power of two. We seek to round 2 + up to the next multiple of . The previous multiple of is smaller than 2 + by 2 + mod . Thus we need to add − 2 + mod to 2 + to get the next multiple of .
Example. Consider Table 1 where we divide by = 6 and we want to support the numerators between 0 and 64 = 2 6 so that = 6. It is enough to pick ≥ + log 2 ( ) ≈ 8.58 or = 9 but we can do better. According to Algorithm 2, the number of fractional bits = + = 6 + must satisfy ≤ (2 6+ mod ) + 2 . Picking = 0 and = 6 does not work since 2 6 mod 6 + 1 = 5. Picking = 1 also does not work since 2 7 mod 6 + 2 = 4. Thus we need = 2 and = 8, at least. It is not always best to use the smallest number of fractional bits. For example, we can always conveniently pick = 2 * (meaning = ) and = ⌈ 2 2 ∕ ⌉ , since ≤ 2 mod + 2 clearly holds (given ≤ 2 ).
Directly Computing Signed Remainders
Having established that we could compute the remainder in the unsigned case directly, without first computing the quotient, we proceed to establish the same in the signed integer case. We assume throughout that the processor represents signed integers in [−2 −1 , 2 −1 ) using the two's complement notation. We assume that the integer ≥ 1. Though the quotient and the remainder have a unique definition over positive integers, there are several valid ways to define them over signed integers. We adopt a convention regarding signed integer arithmetic that is widespread among modern computer Algorithm 2 Algorithm to select the number of fractional bits and the scaled approximate reciprocal in the case of unsigned integers.
1: Require: fixed integer divisor ∈ [1, 2 ) 2: We seek the smallest number of fractional bits such that for any integer numerator ∈ [0, 2 ), the remainder is = ( * ) mod 2 * div 2 for some scaled approximate reciprocal . 3: We can always choose the scaled approximate reciprocal ← ⌈ 2 ∕ ⌉ . 4 : if is a power of two then 5: Let ← log 2 ( ) and = 1. 6: else 7: Let ← + where is the smallest integer such that ≤ (2 + mod ) + 2 .
8: end if languages, including C99, Java, C#, Swift, Go, and Rust. Following Granlund and Montgomery 5 , we let trunc( ) be rounded towards zero: it is ⌊ ⌋ if ≥ 0 and ⌈ ⌉ otherwise. We use "div" to denote the signed integer division defined as div ≡ trunc( ∕ ) and "mod" to denote the signed integer remainder defined by the identity mod ≡ −trunc( ∕ ) * . Changing the sign of the divisor changes the sign of the quotient but the remainder is insensitive to the sign of the divisor. Changing the sign of the numerator changes the sign of both the quotient and the remainder: (− ) div = −( div ) and (− ) mod = −( mod ).
Let lsb ( ) be the function that selects the least significant bits of an integer , zeroing others. The result is always nonnegative (in [0, 2 )) in our work. Whenever 2 divides , whether is positive or not, we have lsb ( ) = 0 = mod 2 .
Remark 1. Suppose 2 does not divide , then mod 2 = 2 −lsb ( ) when the integer is negative, and mod 2 = lsb ( ) when it is positive. Thus we have lsb ( ) + lsb (− ) = 2 whenever 2 does not divide .
We establish a few technical results before proving Theorem 2. We believe it is novel. Lemma 3. Given ∈ [1, 2 −1 ), and non-negative integers , such that
we have that 2 −1+ cannot divide * for any ∈ [−2 −1 , 0).
Proof. First, we prove that 2 cannot divide . When 2 divides , setting = 2 for some integer , we have that 2 −1 < < 2 −1 + 1, but there is no integer between 2 −1 and 2 −1 + 1. Next, suppose that ∈ [−2 −1 , 0) and 2 −1+ divides * . Since 2 −1+ divides * , we know that the prime factorization of * has at least − 1 + copies of 2. Within the range of ([−2 −1 , 0)) at most − 1 copies of 2 can be provided. Obtaining the required − 1 + copies of 2 is only possible when = −2 −1 and provides the remaining copies-so 2 divides . But that is impossible.
Lemma 4. Given ∈ [1, 2 −1 ), and non-negative integers , such that
for all integers ∈ (0, 2 −1 ] and letting = lsb −1+ ( * ), we have that ( * ) mod 2 −1+ > 0.
Proof. Write = * + where ∈ [0, ). Since * is positive we have that = ( * ) mod 2 −1+ = lsb −1+ ( * ). (See Remark 1.) Lemma 1 is applicable, replacing with − 1. We have a stronger constraint on * , but that is not harmful. Thus we have ∈ [ * , * + 2 ]. We proceed as in the proof of Theorem 1. We want to show that * ∈ (2 −1+ , 2 −1+ ( + 1)).
• ( * > 2 −1+ ) We have ≥ * . Multiplying throughout by , we get * ≥ * * > 2 −1+ , where we used * > 2 −1+ in the last inequality.
• ( * < 2 −1+ ( + 1)) We have ≤ * + 2 . Multiplying throughout by , we get * ≤ * * + 2 * < 2 −1+ + 2 . Because ≤ 2 −1 , we have the result * < 2 −1+ ( + 1).
Thus we have * ∈ (2 −1+ , 2 −1+ ( + 1)), which shows that ( * ) mod 2 −1+ > 0. This completes the proof.
Lemma 5. Given positive integers , , , we have that
, and non-negative integers , such that
⌋ then
• mod = for all ∈ [0, 2 −1 )
• and mod = − + 1 for all ∈ [−2 −1 , 0).
Proof. When is non-negative, then so is * , and lsb −1+ ( * ) is equal to ( * ) mod 2 −1+ ; there is no distinction between signed and unsigned mod, so the result follows by Hence we have − + 1 = −((− ) mod ) = mod , which concludes the proof.
We do not need to be concerned with negative divisors since mod = mod − for all integers . We can pick , in a manner similar to the unsigned case. We can choose = ⌊ 2 ∕ ⌋ + 1 and let = − 1 + where is an integer such that 2 −1+ < * < 2 −1+ + 2 . With this choice of , we have that * = 2 −1+ − (2 −1+ mod ) + . Thus we have the constraint −(2 −1+ mod ) + < 2 on . Because −(2 −1+ mod ) + ∈ [1, ], it suffices to pick large enough so that 2 > . Thus any > log 2 would do, and hence > + log 2 ( ) is sufficient. It is not always best to pick to be minimal: it could be convenient to pick = + 1.
Fast Divisibility Check with a Single Multiplication
Following earlier work by Artzy et al. 8 , Granlund and Montgomery 5 describe how we can check quickly whether an unsigned integer is divisible by a constant, without computing the remainder. We summarize their approach before providing an alternative. Given an odd divisor , we can find its (unique) multiplicative inversē defined as * ̄ mod 2 = 1. The existence of a multiplicative inversē allows us to quickly divide an integer by when it is divisible by , if is odd. It suffices to multiply = * bȳ : * ̄ mod 2 = * ( * ̄ ) mod 2 = mod 2 = div . When the divisor is 2 for odd and is divisible by 2 , then we can write div(2 ) = ( div 2 ) * ̄ mod 2 . As pointed out by Granlund and Montgomery, this observation can also enable us to quickly check whether a number is divisible by . If is odd and ∈ [0, 2 ) is divisible by , then * ̄ mod 2 ∈ [0,
Otherwise is not divisible by . Thus, when is odd, we can check whether any integer in [0, 2 ) is divisible by with a multiplication followed by a comparison. When the divisor is even (2 ), then we have to check that * ̄ mod 2 ∈ [0, 2 * ⌊ (2 − 1)∕ ⌋ ] and that is divisible by 2 (i.e., mod 2 = 0). We can achieve the desired result by computing * ̄ , rotating the resulting word by bits and comparing the result with ⌊ (2 − 1)∕ ⌋ . Granlund and Montgomery can check that an unsigned integer is divisible by another using as little as one multiplication and comparison when the divisor is odd, and a few more instructions when the divisor is even. Yet we can always check the divisibility with a single multiplication and a modulo reduction to a power of two-even when the divisor is even because of the following proposition. Moreover, a single precomputed constant ( ) is required. Proposition 1. Given ∈ [1, 2 ), and non-negative integers , such that 2 + ≤ * ≤ 2 + + 2 then given some ∈ [0, 2 ), we have that divides if and only if ( * ) mod 2 + < .
Proof. We have that divides if and only if mod = 0. By Lemma 1, we have that * ( mod ) ≤ ( * ) mod 2 + ≤ * ( mod ) + 2 ( div ). We want to show that mod = 0 is equivalent to ( * ) mod 2 + < . Suppose that mod = 0, then we have that ( * ) mod 2 + ≤ 2 ( div ). However, by our constraints on , we have that ≥ 2 + ∕ > 2 ( div ). Thus, if mod = 0 then ( * ) mod 2 + < . Suppose that ( * ) mod 2 + < , then because * ( mod ) ≤ ( * ) mod 2 + , we have that * ( mod ) < which implies that mod = 0. This completes the proof.
Thus if we have a reciprocal = ⌈ 2 ∕ ⌉ with = + large enough to compute the remainder exactly (see Algorithm 2), then ( * ) mod 2 < if and only if is divisible by . We do not need to pick as small as possible. In particular, if we set = ⌈ 2 2 ∕ ⌉ , then ( * ) mod 2 2 < if and only if is divisible by .
Remark 2.
We can extend our fast divisibility check to the signed case. Indeed, we have that divides if and only if | | divides | |. Moreover, the absolute value of any -bit negative integer can be represented as an -bit unsigned integer.
SOFTWARE IMPLEMENTATION
Using the C language, we provide our implementations of the 32-bit remainder computation (i.e., a % d) in Figs. 1 and 2 for unsigned and signed integers. In both case, the programmer is expected to precompute the constant c. For simplicity, the code shown here explicitly does not handle the divisors ∈ {−1, 0, 1, −2 31 }. For the x64 platforms, we provide the instruction sequences in assembly code produced by GCC and Clang for computing mod 95 in Fig. 3 ; in the third column, we provide the x64 code produced with our approach after constant folding. Our approach generates about half as many instructions.
In Fig. 4 , we make the same comparison on the 64-bit ARM platform, putting side-by-side compiler-generated code for the Granlund-Montgomery-Warren approach with code generated from our approach. As a RISC processor, ARM does not handle most large constants in a single machine instruction, but typically assembles them from 16-bit quantities. Since the GranlundMontgomery-Warren algorithm requires only 32-bit constants, two 16-bit values are sufficient whereas our approach relies on 64-bit quantities and thus needs four 16-bit values. The ARM processor also has a "multiply-subtract" instruction that is particularly convenient for computing the remainder from the quotient. Unlike the case with x64, our approach does not translate into significantly fewer instructions on the ARM platform.
These code fragments show that a code-size saving is achieved by our approach on x64 processors, compared to the approach taken by the compilers. We verify in § 5 that there is also a runtime advantage.
Divisibility
We are interested in determining quickly whether a 32-bit integer divides a 32-bit integer -faster than by checking whether the remainder is zero. To the best of our knowledge, no compiler includes such an optimization, though some software libraries 
FIGURE 3
Comparison between the x64 code generated by GCC 6.2 for unsigned mod 95 (left) and our version (right). Clang 4.0 generated the middle code, and when compiling our version (not shown) used a mulx instruction to place the high bits of the product directly into the return register, saving one instruction over GCC.
provide related fast functions.
b We present the code for our approach (LKK) in Fig. 5 , and our implementation of the GranlundMontgomery approach (GM) in Fig. 6 .
EXPERIMENTS
Superiority over the Granlund-Montgomery-Warren approach might depend on such CPU characteristics as the relative speeds of instructions for integer division, 32-bit integer multiplication and 64-bit integer division. Therefore, we tested our software on several x64 platforms and on ARM c and POWER8 servers, and relevant details are given in Table 2 . The choice of multiplication instructions and instruction scheduling can vary by compiler, and thus we tested using various versions of GNU GCC and LLVM's Clang. For brevity we primarily report results from the Skylake platform, with comments on points where the other b https://gmplib.com c With GCC 4.8 on the ARM platform we observed that, for many constant divisors, the compiler chose to generate a udiv instruction instead of using the GranlundMontgomery code sequence. This is not seen for GCC 6.2. 
FIGURE 4
Comparison between the ARM code generated by GNU GCC 6.2 for mod 95 (left) and our word-aligned version (right). In both cases, except for instruction order, Clang's code was similar to GCC's. 
FIGURE 5
Unsigned divisibility test, our approach. platforms were significantly different. For the Granlund-Montgomery-Warren approach with compile-time constants, we use the optimized divide and remainder operations built into GCC and Clang.
We sometimes need to repeatedly divide by a constant that is known only at runtime. In such instances, an optimizing compiler may not be helpful. Instead a programmer might rely on a library offering fast division functions. For runtime constants on x64 processors, we use the libdivide library d as it provides a well-tested and optimized implementation. On x64 platforms, we use the compiler flags -O3 -march=native; on ARM we use -O3 -march=armv8-a and on POWER8 we use -O3 -mcpu=power8. Some tests have results reported in wall-clock time, whereas in other tests, the Linux perf stat command was used to obtain the total number of processor cycles spent doing an entire benchmark program. To ease reproducibility, we make our benchmarking software and scripts freely available. 
Beating the Compiler
We implement a 32-bit linear congruential generator 14 that generates random numbers according to the function +1 = ( * + ) mod , starting from a given seed 0 . Somewhat arbitrarily, we set the seed to 1234, we use 31 as the multiplier ( = 31) and the additive constant is set to 27961 ( = 27961). We call the function 100 million times, thus generating 100 million random numbers. The divisor is set at compile time. See Fig. 7 . In the signed case, we use a negative multiplier ( = −31). Because the divisor is a constant, compilers can optimize the integer division using the Granlund-Montgomery approach. We refer to this scenario as the compiler case. To prevent the compiler from proceeding with such an optimization and force it to repeatedly use the division instruction, we can declare the variable holding the modulus to be volatile (as per the C standard). We refer to this scenario as the division instruction case. In such cases, the compiler is not allowed to assume that the modulus is constant-even though it is. We verified that the assembly generated by the compiler includes the division instruction and does not include expensive operations such as memory barriers or cache flushes. We verified that our wall-clock times are highly repeatable f . We present our results in Fig. 8 where we compare with our alternative. In all cases, our approach is superior to the code produced by the compiler, except for powers of two in the case of GCC. The benefit of our functions can reach 30%. 
FIGURE 8
Wall-clock time to compute 100 million random integers using a linear congruential generator with various divisors set at compile time (Skylake x64)
The performance of the compiler (labelled as compiler) depends on the divisor for both GCC and Clang, though Clang has greater variance. The performance of our approach is insensitive to the divisor, except when the divisor is a power of two.
We observe that in the unsigned case, Clang optimizes very effectively when the divisor is a small power of two. This remains true even when we disable loop unrolling (using the -fno-unroll-loops compiler flag). By inspecting the produced code, we find that Clang (but not GCC) optimizes away the multiplication entirely in the sense that, for example, +1 = (31 * + 27961) mod 16 is transformed into +1 = lsb 4 (9 − ). We find it interesting that these optimizations are applied both in the compiler functions as well as in our functions. Continuing with the unsigned case, we find that Clang often produces slightly more efficient compiled code than GCC for our functions, even when the divisor is not a power of two: compare Fig. 8 a with  Fig. 8 c. However, these small differences disappear if we disable loop unrolling.
Yet, GCC seems preferable in the signed benchmark: in Figs. 8 b and 8 d, Clang is slightly less efficient than GCC, sometimes requiring 0.5 s to complete the computation whereas GCC never noticeably exceeds 0.4 s. 
FIGURE 9
Ryzen, ARM and POWER8 results for small divisors.
For comparison, Fig. 9 shows how the Ryzen, POWER8 and ARM processors perform on unsigned computations.The speed of the hardware integer-division instruction varies, speeding up at = 8 and again at = 32 for Ryzen and = 4, 16, 64, 256 and 1024 for ARM. The gap between hardware integer division and Granlund-Montgomery (compiler) is less on Ryzen, POWER8 and ARM than on Skylake; for some divisors, there is little benefit to using compiler on POWER8 and ARM. On x64 platforms, our approach continues to be significantly faster than hardware integer division for all divisors.
On ARM, the performance is limited when computing remainders using our approach. Unlike x64 processors, ARM processors require more than one instruction to load a constant such as the reciprocal ( ), but that is not a concern in this instance since the compiler loads into a register outside of the loop. We believe that the reduced speed has to do with the performance of the multiplication instructions of our Cortex A57 processor 2 . To compute the most significant 64 bits of a 64-bit product as needed by our functions, we must use the multiply-high instructions (umulh and smulh), but they require six cycles of latency and they prevent the execution of other multi-cycle instructions for an additional three cycles. In contrast, multiplication instructions on x64 Skylake processors produce the full 128-bit product in three cycles. Furthermore, our ARM processor has a multiply-andsubtract instruction with a latency of three cycles. Thus it is advantageous to rely on the multiply-and-subtract instruction instead of the multiply-high instruction. Hence, it is faster to compute the remainder from the quotient by multiplying and subtracting ( = −( div ) * ). Furthermore, our ARM processor has fast division instructions: the ARM optimization manual for Cortex A57 processors indicates that both signed and unsigned division require between 4 and 20 cycles of latency 2 whereas integer division instructions on Skylake processors (idiv and div) have 26 cycles of latency for 32-bit registers 1 . Even if we take into account that division instructions on ARM computes solely the quotient, as opposed to both the quotient and remainder on x64, it seems that the ARM platform has a competitive division latency. Empirically, the division instruction on ARM is often within 10% of the Granlund-Montgomery compiler optimization (Fig. 9 b) whereas the compiler optimization is consistently more than twice as fast as the division instruction on a Skylake processor (see Fig. 8 a) . 
FIGURE 10
Ryzen and ARM results for 28 larger divisors (using unsigned arithmetic). Our approach performed slightly worse when compiled by GCC on ARM, but the Ryzen results were not sensitive to the choice of the compiler. On Skylake (not shown), the division instruction behaved similarly for large and small divisors, as did compiler and our approach.
Results for POWER8 are shown in Figs. 9 c and 9 d. Our unsigned approach is better than the compiler's; indeed the compiler would sometimes have done better to generate a divide instruction than use the Granlund-Montgomery approach. For our signed approach, both GCC and Clang had trouble generating efficient code for many divisors.
As with ARM, code generated for POWER8 also deals with 64-bit constants less directly than x64 processors. If not in registers, POWER8 code loads 64-bit constants from memory, using two operations to construct a 32-bit address that is then used with a load instruction. In this benchmark, however, the compiler keeps 64-bit constants in registers. Like ARM, POWER8 has instructions that compute the upper 64 bits of a 64-bit product. The POWER8 microarchitecture 15 has good support for integer division: it has two fixed-point pipelines, each containing a multiplier unit and a divider unit. When the multi-cycle divider unit is operating, fixed-point operations can usually be issued to other units in its pipeline. In our benchmark, dependencies between successive division instructions prevent the processor from using more than one divider. Though we have not seen published data on the actual latency and throughput of division and multiplication on this processor, we did not observe the divisor affecting the division instruction's speed, at least within the range of 3 to 4096.
Our results suggest that the gap between multiplication and division performance on the POWER8 lies between that of ARM and Intel; the fact that our approach (using 64-bit multiplications) outperforms the compiler's approach (using 32-bit multiplications) seems to indicate that, unlike ARM, the instruction to compute the most significant bits of a 64-bit product is not much slower than the instruction to compute a 32-bit product.
Looking at Fig. 10 , we see how the approaches compare for larger divisors. The division instruction is sometimes the fastest approach on ARM, and sometimes it can be faster than the compiler approach on Ryzen. Overall, our approach is preferred on Ryzen (as well as Skylake and POWER8), but not on ARM.
Beating the libdivide Library
There are instances when the divisor might not be known at compile time. In such instances, we might use a library such as a libdivide. We once again use our benchmark based on a linear congruential generator using the algorithms, but this time, we provide the divisor as a program parameter.
The libdivide library does not have functions to compute the remainder, so we use its functions to compute the quotient. It has two types of functions: regular "branchful" ones, those that include some branches that depend on the divisor, and branchless ones. In this benchmark, the invariant divisor makes the branches perfectly predictable, and thus the libdivide branchless functions were always slower. Consequently we omit the branchless results. 
FIGURE 11
Wall-clock time to compute 100 million random integers using a linear congruential generator with various divisors passed as a program parameter (Skylake x64).
We present our results in Fig. 11 . The performance levels of our functions g are insensitive to the divisor, and our performance levels are always superior to those of the libdivide functions (by about 15%), except for powers of two in the unsigned case. In these cases, libdivide is faster, but this is explained by a fast conditional code path for powers of two.
Competing for Divisibility
We adapted a prime-counting benchmark distributed with libdivide, specialized to 32-bit operands. The code determines the number of primes in [2, 40000) using a simplistic approach: odd numbers in this range are checked for divisibility by any smaller number that has already been determined to be prime. See Fig. 12 . When a number is identified as a prime, we compute its scaled approximate reciprocal ( ) value, which is repeatedly used in future iterations. In this manner, the computation of is only done once per prime, and not once per trial division by the prime. A major difference from the benchmark using the linearcongruential generator is that we cycle rapidly between different divisors, making it much more difficult to predict branches in the libdivide functions.
In these tests, we compare libdivide against LKK and GM, the fast divisibility tests whose implementations are shown in § 4.1; see Fig. 5 for LKK and Fig. 6 for GM. Divisibility of a candidate prime is checked either using
• libdivide to divide, followed by multiplication and subtraction to determine whether the remainder is nonzero;
• the Granlund-Montgomery (GM) divisibility check, as in Fig. 6; g When 20 test runs were made for 9 divisors, timing results among the 20 never differed by more than 1%. for ( uint32_t n =3; n < N ; n += 2) { bool isprime = true ; for ( int j =0; j < primectr ; ++ j ) { if ( lkk_divisible (n , prime_cvals [ j ]) ) { isprime = false ; break ; } } if ( isprime ) prime_cvals [ primectr ++] = lkk_cvalue ( n ) ; } return (1+ primectr ) ; // 2 is also prime . }
FIGURE 12
Prime-counting benchmark for the unsigned divisibility test. The code shown is for the LKK approach, similar code is used for other strategies.
• the C % operation, which uses a division instruction;
• our LKK divisibility check (Fig. 5) .
LKK stores 64 bits for each prime; GM requires an additional 5-bit rotation amount. The division-instruction version of the benchmark only needs to store 32 bits per prime. The libdivide approach requires 72 bits per prime, because we explicitly store the primes.
Instruction counts and execution speed are both important. All else being equal, we would prefer that compilers emit smaller instruction sequences. Using a hardware integer division will yield the smallest code, but this might give up too much speed. In the unsigned case, our LKK has a significant code-size advantage over GM-approximately 3 arithmetic instructions to compute our versus about 11 to compute their required constant. Both fast approaches use a multiplication and comparison for each subsequent divisibility check. GM requires an additional instruction to rotate the result of the multiplication.
Performance results for the unsigned case are shown in Table 3 , showing the total number of processor cycles on each platform from 1000 repetitions of the benchmark. On Skylake, 20 repeated computations yielded cycle-count results within 0.3% of each other. For ARM, results were always within 4%. Initially, Ryzen results would sometimes differ by up to 10% within 20 attempts, even after we attempted to control such factors as dynamic frequency scaling. Thus, rather than reporting the first measurement for each benchmark, the given Ryzen results are the average of 11 consecutive attempts (the basic benchmark was essentially executed 11 000 times). Our POWER8 results (except one outlier) were within 7% of one another over multiple trials and so we averaged several attempts (3 for GCC and 7 for Clang) to obtain each data point. Due to platform constraints, POWER8 results are user-CPU times that matched the wall-clock times.
LKK has a clear speed advantage in all cases, including the POWER8 and ARM platforms. LKK is between 15% to 80% faster than GM. Both GM and LKK always are much faster than using an integer division instruction (up to 7× for Ryzen) and they also outperform the best algorithm in libdivide.
CONCLUSION
To our knowledge, we present the first general-purpose algorithms to compute the remainder of the division by unsigned or signed constant divisors directly, using the fractional portion of the product of the numerator with the approximate reciprocal 3, 4 . On popular x64 processors (and to a lesser extent on POWER), we can produce code for the remainder of the integer division TABLE 3 Processor cycles (in gigacycles) to determine the number of primes less than 40000, 1000 times, using unsigned 32-bit computations. Branchful and branchless are libdivide alternatives. Note that libdivide was only available for the x64 systems as it uses platform-specific optimizations. POWER8 results are in user CPU seconds. Boldfacing indicates the fastest approach.
